## Dayalbagh Educational Institute (DEEMED TO BE UNIVERSITY) Dayalbagh, Agra

#### Ref: DEI/SC/PHY/KSD/2018-19/EOI

Date: 02.02.2019

#### Notice for Inviting Expression of Interest

#### Letter of Intent for "Setting up a 5G and Telematics Lab"

We give the opportunity to all interested Manufacturers/Vendor/Entrepreneurs to submit their "Expression of Interest" with the tentative specifications for our exact requirements of various products/equipment/jobs etc.

The objective of this Letter of Intent is to select Manufacturers/Vendor/Entrepreneurs for setting up a 5G and Telematics Lab" at Dayalbagh Educational Institute, AGRA.

We require Bidder for undertaking project for setting up a 5G and Telematics Lab - AGRA. Detailed Technical Specifications have been specified in **Annexure-I** (Technical Specifications) of this tender document.

All interested Manufacturers/Vendor/Entrepreneurs are requested to submit their comments on the objectives and scope of the work and alternative better proposals could also be submitted.

All interested Manufacturers/Vendor/Entrepreneurs are requested to submit their proposals at the office of the undersigned as per following Schedule:

Time and last date of submission of the Proposal:	11.00 am on 12.02.2019
Time of Bid Proposal:	11.30 am on 12.02.2019 CAO,
Venue of Bid Proposal:	Dayalbagh Educational Institute, Dayalbagh Agra-5
Pre-Bid Meeting:	11.00 am on 13.02.2019

Interested Contractors/Suppliers/Authorized dealers may put the proposal/document complete in all respect and other requisite documents in the tender box kept in the General Section, CAO, Dayalbagh Educational Institute, Dayalbagh, Agra- 282005.

The tenders shall not be entertained after this deadline under any circumstances what so ever. For more details please visit the institute's website http://www.dei.ac.in or contact Dr. K. Soami Daya (email: sdayak@gmail.com, Mob: 9411403166)

Registrar Dayalbagh Educational Institute Dayalbagh, Agra-282005

# DAYALBAGH EDUCATIONAL INSTITUTE DAYALBAGH, AGRA – 282 005

	Technical Specifications for 5G Radio, Connected Car and Intelligent Transport System Research Lab with Communication System Software , Lab Management Solution & Test Automation Solution		
S.No	lo Parameter Specifications		
A.1	Vector Signal Analyzer Frequency range2Hz to 50GHz performance spectrum Analyzer , counter resolution 0.001Hz, built in IF Bandwidth output 300MHz with smart mixer 55GHz to 90GHz & support for external mixer covering frequency range 90GHz to 140GHz.		
2.1	55GHz to 90GHz smart mixer fea	atures:	
	<ul> <li>* Automatic amplitude correction and transfer of conversion loss data through USB plug and play features</li> <li>* Automatic LO amplitude adjustment to compensate the cables loss (up to 3 m or 10 dB loss)</li> <li>* Auto calibration when time and temperature changes</li> <li>Spectrum Analyzer should have External mixing feature with single for LO out and IF in (SMA female)</li> <li>* wideband millimeter-wave signal analysis of more than 2 GHz,</li> <li>* 2 Qty WR-12 WR-12 Std gain horn antenna (60-90 GHz) should be provided</li> </ul>		
2.2	Suitable WR-08 (90 to 140 GHz) harmonic mixer to be provided along with 2 Qty WR-08 Std gain horn antenna (90-140 GHz) with following features *Automatic amplitude correction and transfer of conversion loss data through USB plug and play features *Automatic LO amplitude adjustment to compensate the cables loss (up to 3 m or 10 dB loss)		
3	Maximum Safe input level	+30 dBm (1 W)	
4	Input attenuator range	0 to 70 dB in 2 dB steps	
5	Aging	Better than $\pm 1 \ge 10-7/\text{year} : \pm 1.5 \ge 10-7/2$ years	
6	Temperature Stability		
7	20 to 30deg cel	± 1.5 x 10–8	
8	Resolution bandwidth 1Hz to 8MHz		
9	Bandwidth Accuracy 1 Hz to 1.3 MHz ± Selectivity (-60 dB/-3 dB)	2% 4.1:1	
10	Demodulation Analysis Bandwidth	25MHz& future upgradeable till 500MHz	

. –			
		ity with demodulation bandwidth of atleast 25MHz in the Signal Analyzer	
	capable of Digital Demodulation of various standards :		
	-Radar analysis: FMCW radar analys	is for multi-chirp linear FM modulated signals, automotive radar & Pulse	
	analysis.		
	<ul> <li>Cellular communications: 5G New Radio(NR), Verizon 5GTF, LTEAdvanced, LTE, W-CDMA HSPA+GSM/EDGE Evolution, cdma2000®, TD-SCDMA, NB-IoT modulation analysis, 3G modulation analysis bundle</li> <li>Wireless connectivity: WLAN 802.11ax, 802.11n/ac, 802.11a/b/g/ j/p, WiMAXTM, Bluetooth®, Zigbee, RFID</li> <li>Aerospace, defense and satellite application: AM, FM, PM, BPSK, QPSK, QAM, APSK, FSK, VSB, SOQPSK APCO 25 – Cable TV such as DOCSIS 3.0 and 3.1</li> <li>Custom modulation: Evaluate non-standard or proprietary OFDM and APSK signals Custom IQ modulation analysis, Channel quality measurements</li> <li>5G NR measurements as per 3GPP TS 38 series v15.0.0 or higher with following features:</li> <li>CP-OFDM waveform for DL and UL and Transform precoding (DFT-S-OFDM) waveform for UL All signal bandwidths for frequency range 1 (FR1) and frequency range 2 (FR2)</li> <li>LDPC decoding for PDSCH and PUSCH</li> </ul>		
	Polar decoding for PBCH, PDCCH an	d PUCCH	
	Coupled markers measurements to allo	by the user to understand the identity and characteristics of a symbol	
	simultaneously in time, frequency, and	l error SS/PBCH power trace	
		ns, EVM, magnitude/phase error, eye and trellis diagrams, demodulated data	
	tables and I-Q measurements, frequen	cy, and time domain.	
		PC /laptop (desired) with record / replay capability with 16 licenses.	
		SA software on any separate/other work station to analyze recorded/offline	
		en connected to the signal analyzers, oscilloscope through ethernet port. rom baseband to RF, from simulation to design validation, run multiple	
	independent measurements, simultane		
	Future Upgradability Analysis	Jusiy.	
	Bandwidth	up to 500 MHz	
	Video bandwidth	1Hz to 8MHz or more	
	Sweep time		
	Span = 0 Hz	1 μs to 6000 s	
	Span $\ge 0.012$ Span $\ge 10$ Hz	1 ms to 4000 s	
	Time Gating	Gated LO; Gated video; Gated FFT	
	Gate delay range	0 to 100.0 s	
	Maximum Sweep (trace) point range	40001	
	Total absolute amplitude accuracy	± 0.2Db	
	Second Harmonic Intercept (SHI)		
	Up to 25GHz	+42dBm	
	Trace detectors	Normal, peak, sample, negative peak, log power average, RMS average,	
19		and voltage average	
	1 dB gain compression (two-tone)	+0dBm up to 44GHz	
	Phase Noise at 1GHz		
22	@ 30KHz offset :	-130 dBc / Hz (nominal)	
	@ 10 MHz offset :	-150 dBc / Hz (nominal)	
	Effective Dispalyed Average Noise		
	Floor with Preamplifier Off		
	>9kHz to		
	3.6 GHz	-150 dBm	
	>3.6GHz to		
	34 GHz	-140 dBm	
	34 GHz	-140 dBm -132 dBm -135 dBm	

	90GHz		
	Measureme		
24	nt Speed	10 ms (100/s) nominal	
	Desirable		
25	Features		
	Peak Table		
26	with live update	Should be Available	
	Auto-tune		
а	functionality	Should be Available	
	One Button		
b	Measurements	Should be Available	
d	Power	220 to 240 V, 50/60 Hz	
27	Display	10.6 in. diagonal (nominal) capacitive multi-touch screen with resolution	
		1280 x 800	
28	Operating System	Open Windows 7 or better	
29	Data interface	USB, LAN, GPIB	
30	Internal Hard Disk	> 100 GB SSD or better	
31	Future Upgradability		
	External source control for signal gene	erators; supports external mixing; includes 3 BNC cables and 1 crossover	
	LAN cable	-	
	Arbitrary IF output, 10 to 75 MHz (us	ser selectable)	
	10 bit Digitizer , 10 GSa/s (4 channels)	, 100 Mpts (4 channels) should be provided and compatible with offered Vector	
	Signal Analysis software		
В.	5G and Communication System Sof		
		lesign environment with following libraries:	
		munication blocks, Adaptive Equalizers blocks	
		calar and Matrix, ZigBee Transmitter, ZigBee Receiver and ZigBee Channel	
	model, OFDM Library blockset, Data		
		Design Wizard to design digital IIR/FIR filters based on the specified	
		d other relevant parameters, such as the data type (floating, complex, fixed	
		erate according frequency-, time, pole/zero- domain responses and permit	
		coefficients import/export with other design tools	
	Software should provide complete communication Channel Models as below:		
	a. Generic AWGN and fading channel	models, such as Ricean & Rayleigh	
	a. Generic AWGN and fading channel b. Standard compliant, e.g. 3GPP, cha	models, such as Ricean & Rayleigh	
	a. Generic AWGN and fading channel b. Standard compliant, e.g. 3GPP, cha c. User defined channel models	models, such as Ricean & Rayleigh nnel models and scenarios	
	<ul><li>a. Generic AWGN and fading channel</li><li>b. Standard compliant, e.g. 3GPP, cha</li><li>c. User defined channel models</li><li>Software should provide following cap</li></ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design:	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW iterface using Dynamic link or Socket etc. approach	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include exterior</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er platform rather than linking to other in</li> <li>2. Additional capability to include externational compiled MATLAB provides and compiled MA</li></ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW iterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various rograms	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include externational compiled MATLAB pr</li> <li>Software should provide Fixed Point I</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er platform rather than linking to other in</li> <li>2. Additional capability to include externolboxes and compiled MATLAB prosoftware should provide Fixed Point I design using the blocks available.</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW atterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various rograms DSP library which shall allow users to implement fixed point DSP/Digital	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er platform rather than linking to other in</li> <li>2. Additional capability to include exter</li> <li>Toolboxes and compiled MATLAB prosoftware should provide Fixed Point I design using the blocks available.</li> <li>Software should provide automatic VI</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various cograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include exter</li> <li>Toolboxes and compiled MATLAB pr</li> <li>Software should provide Fixed Point I</li> <li>design using the blocks available.</li> <li>Software. Generated HDL code should</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various cograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features:	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include exter</li> <li>Toolboxes and compiled MATLAB pr</li> <li>Software should provide Fixed Point I</li> <li>design using the blocks available.</li> <li>Software. Generated HDL code should</li> <li>1. Generated HDL code should be bit-</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various cograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include exter</li> <li>Toolboxes and compiled MATLAB pr</li> <li>Software should provide Fixed Point I</li> <li>design using the blocks available.</li> <li>Software should provide automatic VI</li> <li>software. Generated HDL code should</li> <li>1. Generated HDL code should be bit-</li> <li>2. HDL code should be fully synthesize</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: agine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various rograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate trable and user modifiable	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include exter</li> <li>Toolboxes and compiled MATLAB pr</li> <li>Software should provide Fixed Point I</li> <li>design using the blocks available.</li> <li>Software should provide automatic VF</li> <li>software. Generated HDL code should</li> <li>1. Generated HDL code should be bit-</li> <li>2. HDL code should be fully synthesiz</li> <li>3. HDL code should not be vendor specified.</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: agine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various rograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate table and user modifiable ecific and it should be possible to port the HDL code to various FPGA	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include externol to a compiled MATLAB provide should provide Fixed Point I design using the blocks available.</li> <li>Software should provide automatic VF software. Generated HDL code should be bit-</li> <li>2. HDL code should be fully synthesiz</li> <li>3. HDL code should not be vendor speplatform such as Xilinx, Altera or cust</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: agine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various rograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate cable and user modifiable ecific and it should be possible to port the HDL code to various FPGA om FPGA platforms etc.	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include extra Toolboxes and compiled MATLAB pr</li> <li>Software should provide Fixed Point I design using the blocks available.</li> <li>Software should provide automatic VF software. Generated HDL code should be bit-</li> <li>2. HDL code should be fully synthesiz</li> <li>3. HDL code should be fully synthesiz</li> <li>3. HDL code should be fully synthesiz</li> <li>Software should provide automatic vertex</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW terface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various cograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate cable and user modifiable excific and it should be possible to port the HDL code to various FPGA tom FPGA platforms etc.	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, chaic. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er platform rather than linking to other in</li> <li>2. Additional capability to include exter Toolboxes and compiled MATLAB provide Software should provide Fixed Point I design using the blocks available.</li> <li>Software should provide automatic VI software. Generated HDL code should be bit-</li> <li>2. HDL code should be fully synthesiz</li> <li>3. HDL code should not be vendor special platform such as Xilinx, Altera or cust Software should be able to provide with and Visual Basic. Software should provide should provide</li></ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various rograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate table and user modifiable pecific and it should be possible to port the HDL code to various FPGA om FPGA platforms etc. pole-platform scripting & control by external software, such as C#, MATLAB povide floating point C++ code generation facility.	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, chaic. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er platform rather than linking to other in</li> <li>2. Additional capability to include exter Toolboxes and compiled MATLAB provide Fixed Point I design using the blocks available.</li> <li>Software should provide Fixed Point I design using the blocks available.</li> <li>Software should provide automatic VI software. Generated HDL code should be bit-2. HDL code should be fully synthesiz</li> <li>3. HDL code should be fully synthesiz</li> <li>3. HDL code should be able to provide with and Visual Basic. Software should provide direct links</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various cograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate table and user modifiable ecific and it should be possible to port the HDL code to various FPGA om FPGA platforms etc. nole-platform scripting & control by external software, such as C#, MATLAB povide floating point C++ code generation facility.	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include exter</li> <li>Toolboxes and compiled MATLAB pr</li> <li>Software should provide Fixed Point I</li> <li>design using the blocks available.</li> <li>Software should provide automatic VF</li> <li>software. Generated HDL code should</li> <li>1. Generated HDL code should be bit-</li> <li>2. HDL code should be fully synthesiz</li> <li>3. HDL code should not be vendor special platform such as Xilinx, Altera or cust</li> <li>Software should provide direct links</li> <li>on/from:1. Vector Signal Generator</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various rograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate table and user modifiable ecific and it should be possible to port the HDL code to various FPGA om FPGA platforms etc. pole-platform scripting & control by external software, such as C#, MATLAB povide floating point C++ code generation facility.	
	<ul> <li>a. Generic AWGN and fading channel</li> <li>b. Standard compliant, e.g. 3GPP, cha</li> <li>c. User defined channel models</li> <li>Software should provide following cap</li> <li>1. Fully integrated MATLAB script er</li> <li>platform rather than linking to other in</li> <li>2. Additional capability to include exter</li> <li>Toolboxes and compiled MATLAB pr</li> <li>Software should provide Fixed Point I</li> <li>design using the blocks available.</li> <li>Software should provide automatic VF</li> <li>software should provide automatic VF</li> <li>software. Generated HDL code should</li> <li>1. Generated HDL code should be bit-</li> <li>2. HDL code should be fully synthesiz</li> <li>3. HDL code should not be vendor special platform such as Xilinx, Altera or cust</li> <li>Software should provide direct links</li> <li>on/from:1. Vector Signal Generator</li> <li>Analyzers</li> </ul>	models, such as Ricean & Rayleigh nnel models and scenarios pabilities for Communication System Design: ngine which shall allow designers to write codes directly inside the SW tterface using Dynamic link or Socket etc. approach ernal MATLAB programs for additional DSP IP verifications using various cograms DSP library which shall allow users to implement fixed point DSP/Digital HDL and Verilog code generation from the Fixed Point block design in the have following features: true and cycle accurate table and user modifiable ecific and it should be possible to port the HDL code to various FPGA om FPGA platforms etc. nole-platform scripting & control by external software, such as C#, MATLAB povide floating point C++ code generation facility. s to various instruments so that it can download or read the data	

1	Software should provide capability to include:
	1. Touchstone S-Parameter File
	2. X-Parameter models
	Software should provide RF System Simulator tool with following capabilities:
	a. RF System Front End design
	b. RF Budget Planning capability with automated measurements such as Cascaded Gain, Noise Figure, IIP3, SNR,
	SFDR etc.
	c. Software should have RF troubleshooting tool which allows taking care of spectral propagation path to
	troubleshoot spurious problems in complex multichannel System development.
	d. True RF blocks library with atleast following blocks:
	Frequency Multipliers, Upconverters & Downconverters, RF LNA &, Power Amplifiers, Attenuators & Phase
	Shifters, RF Switches, RF Oscillator sources with Phase Noise
	Software should provide dynamic graph plotting 3D graph plotting capability.
	Software should provide below libraries
	1
	SerDes Model Library, AMI Modeling Kit, MIMO Channel Builder, DPD Builder, Hardware Design Kit
	C++ Code Generator, RF System Design Kit, Phased Array Beamforming Kit, Digital Modem library
	Radar Model Library, LTE Baseband Verification Library, WiMAX Baseband Verification Library
1	DVB-S2 Baseband Verification Library ,mmWave WPAN Baseband Verification Library ,3G Baseband
	Verification Library, WLAN Baseband Verification Library, LTE-A Baseband Verification Library
1	GNSS baseband Verification Library
	Software should provide 5G library with following capabilities:
	1. 3GPP NR features conform to 3GPP V15.0.0 (2017-12)
	I. NR downlink baseband sources and receivers:
	• Support data transmission with 15kHz, 30kHz, 60kHz and 120kHz numerologies
	• Support 60kHz numerology with normal cyclic prefix and extended cyclic prefix
	• Support SSB with different periodicity and time offset, as well as multiple numerologies (15kHz, 30kHz and
	120kHz)
	II. 3GPP NR uplink source:
	<ul> <li>Support 15kHz, 30kHz, 60kHz and 120kHz numerologies</li> </ul>
	Support PUSCH with PUSCH DMRS transmission
	Support channel coding, scrambling, layer mapping, precoding, modulation
	2. 3D channel model (0.5GHz ~ 100GHz)
	• Support 3GPP channel model (TR38.901) with user-defined scenario
	• Support up to 256x256 MIMO channel configuration
	• Support custom EMpro, HFSS and CST antenna pattern import Flexible OFDM MIMO source and receiver
	• Support flexible OFDM structure consistent with FlexOFDM source
	**
	• Support 8x8 MIMO configuration
	• Support non-overlapping and overlapping pilot structure and corresponding channel estimation in the receiver
1	3. Hybrid beamforming simulation
1	• Support configurable and flexible hybrid beamforming architecture.
1	<ul> <li>Support Narrowband system and OFDM-based wideband system.</li> </ul>
1	Support ideal and practical beam training.
1	Support Taylor window for beamforming.
1	4. Channel sounding simulation
	Support reference signal generation for channel sounding measurement
	• Support channel profile extraction for channel sounding data, including path number, path delay, path power,
	AoA and AoD.
	5. F-OFDM SISO transmitter and receiver
	• Support flexible F-OFDM structure, such as FFT size, subcarrier spacing, pilot and data allocation
1	• Support different shaping filter for F-OFDM
1	• Support F-OFDM EVM measurement
1	Support BER measurement in AWGN
	6. UF-OFDM SISO transmitter and receiver
	<ul><li>6. UF-OFDM SISO transmitter and receiver</li><li>• Support flexible UF-OFDM structure, such as FFT size, subcarrier spacing, pilot and data allocation</li></ul>
	6. UF-OFDM SISO transmitter and receiver

	• Support different shaping filter for UF-OFDM	
	Software should support Phased array module for Digital Beamforming and RF Beamforming	
	OS Support: Microsoft Windows 7 & Windows 10 Version: Latest version of the software should be provided	
C.		
1	Frequency range	250 kHz to 44GHz with module covering 60GHz to 90GHz WR12 signal generator frequency extender , 90GHz to 140Ghz WR 08 frequency extender with 9V DC power supply
2	RF modulation Bandwidth	2 to 5 GHz
3	Resolution	0.001 Hz
4	Aging rate	$< \pm 3 \times 10e - 8/year$
5	Orthough Designed and an	10 MHz to 44 GHz
	Output Power range	-130dBm to +10dBm
		100MHz to 4 GHz: -30dBc
6	Harmonics	>=4 GHz to 20GHz: -55dBc
		F > 20 to 44 GHz: -45 dBc (typ)
	SSB Phase noise @ 20KHz offset	-130  dBc/Hz at f = 1 GHz
7	from carrier	-104dBc/Hz at f = 2GHz to 20GHz
		-96dBc/Hz at $f = \ge 20$ GHz to 44GHz
		Modulation Types Supported:
		16QAM, 32QAM, 64QAM, 128QAM, 256QAM
		Simulate single satellite with C/A code for GPS, GLONASS, Galileo,
		Beidou, SBAS (WAAS, EGNOS, MSAS, GAGAN), or QZSS
		5G NR as per the 38 series $>$ = release 15.0.0 or higher
		for uplink and downlink and for both TDD and FDD to be supported.
		ARB Baseband Generation capabilities with BW 2GHz from files is
		supported.
		5G NR standard-compliant signals creation for testing gNB or UE and software should have following 5G NR features.
		Subcarrier spacing 15 kHz, 30 kHz, 60 kHz, 120 kHz, 240 kHz
		Downlink channels and signals: PDSCH, PDSCH-DMRS, PDSCH-PTRS, PDCCH, CSI-RS
	Vector Modulation Software for capabilies	Downlink SSBlock: PBCH, PSS, SSS, MIB auto generation for PBCH Downlink: SSBlock boosting per burst
8		Uplink channels and signals : PUSCH, PUSCH-DMRS, PUSCH-PTRS, PUCCH (Format 0/1/2/3/4), PRACH (single burst), SRS
		Multi-user PUSCH and PDSCH
		LDPC channel coding for DL-SCH, UL-SCH
		Polar coding for BCH, DCI and UCI
		Support transform pre-coding (DFT-S-OFDM) and Pi/2-BPSK for PUSCH
		Uplink and downlink configuration with flexible subframe allocations
		Support for single carrier and multi-carriers
		Graphical display for frame resource allocation
		Export waveform files
		Crest factor reduction
		Channel filter with windowing
		Mixed numerology in single carrier
		Multiple BWP in single carrier
		FRC quick setup for FR1 (A1-1 to A1-9 and A2-1 to A2-6) and FR2 (A1-1
		to A1-5) Bradefined Configuration for EBC1 and EBC2 (downlink and unlink)
		Predefined Configuration for FRC1 and FRC2 (downlink and uplink) Phase compensation for transmitted RE frequency in waveform generation
	age Dava	Phase compensation for transmitted RF frequency in waveform generation

		RA Type 0 for PUSCH and PDSCH
9	Memory	2 Gsa
		I & Q offsets: $\pm 50\%$
10	IQ adjustments	$I/Q$ gain balance: $\pm 4dB$
11	Enternal I/O angle a sustaint (diff)	$I/Q$ quadrature skew: $\pm 10^{\circ}$ range (typ)
11 12	External I/Q analog output (diff)	Available
12	External I/Q analog input (diff) External Baseband Generator	Available Arbitrary Waveform Generator module with 2 Channels with analog
15		Bandwidth 5GHz, 14 bit resolution with 8 GSa/s, 2 GSa Memory
		/Channel, SFDR up to -90 dBc (typ), optimized for serial data/time
		domain applications & to generate high bandwidth signals for mmwave 5G
		New Radio and Advanced Driver Assistance Systems (ADAS).
14	Power Supply	220/240 V AC, 50/60 Hz
15	Warranty	3 to 5 years
16	Interface	LAN, USB
17	Accessories to be supplied:	a. 2.4mm female to 2.4mm female adapter 2 qty
	Cables	b. 2.4mm female to 2.92mm female adapter-2qty c. RF attenuator 3.5mm – 20dB / 40Db -1 qty
18		d. BNC to BNC cables – 4qty , 2meter each
		e. 2.4mm male to male cable $-1$ qty
		2.92mm male to male cable – 2qty 1.2m
		3.5mm (f) to $3.5$ mm (f) – adapter 2 qty
		9V DC power supply – 2 qty
	10 bit Digitizer , 20 GSa/s (2 channels)	
D.	demodulation of various cellular, wirele	ess and automotive radar & Pulse analysis.
1	True	
1	Type	10 bit Digitizer Four
23	No. of Analog Channels Bandwidth	
3	Dailuwiuui	1GHz, upgradable upto 8GHz in future through software itself
1	Sampling Poto	Minimum 10 GSa/s on All 4 Channels working simultaneously
4 5	Sampling Rate	(20GSa/s in two channels)
	ADC Record Longth	10 bit hardware ADC
6 7	Record Length	Minimum 100 Mpts per channel
/ 8	Rise/Fall Time(20% to 80%)	< 80ps
8 9	Time Base range	5 ps/div to 50 s/div
	Time Base Accuracy	atleast ±12ppb
10	Effective number of bits	7.2
	RMS Noise Floor(V ac rms) for	< 155-XI
11		
11	50 ohm input at 1mV/div	< 155uV
	Minimum detectable pulse	
11 12 13		50 ps 50 ohm & 1M ohm

1		At 50 $\Omega$ : $\pm$ 5 V;
14		
14	Maximum input voltage	At 1 MΩ: 300 Vrms
1.7	Extreme Low current	
15		
13	Touch Screen Size	Minimum 15" Capacitive Type, Color Display
14	Line voltage supply	230-240 V, 50-60 Hz
		The Vendor shall have NABL accredited calibration Lab & repair
15	After Sales, Service & Support	facility in India itself
E.	<ul> <li>Automotive Serial Triggering and Analysis Lab : Automotive Serial Triggering and Analysis (CAN, CAN-dbc, CAN FD, LIN) lab solution using hardware-based architecture should be offered:</li> <li>Solution for triggering on and analyzing CAN/CAN FD/LIN serial busses</li> <li>Ability to trigger and decode ISO CAN FD and non-ISO CAN FD</li> <li>CAN-dbc and Lin-ldf symbolic trigger and decode by importing an industry-standard .dbc and .ldf files (standard capability)</li> <li>Mixed-signal measurements across analog sensors, serial buses, and digital ECU signals</li> <li>Multiple bus decode triggering and listing display and on-screen serial decode time-correlated with the serial data waveform</li> <li>Real-time frame and error frame counters/totalizers including bus load</li> </ul>	
	<ul> <li>making it simple to control, analyze measurements and quickly build automatedtests with offered instruments &amp; other available already . The Lab application builds upon this foundation and is designed as a lab management solution, providing centralized instrument lab configuration, data logging and automation for educators managing teaching labs.</li> <li>Lab Manager and Lab Station are lab management software should enable Efficient Lab Management: <ul> <li>Centralized lab configuration + support for various instruments.</li> <li>Remote monitoring and bench desktop sharing for student assistance.</li> <li>Asset tracking and management with calibration updates</li> <li>Better Learning Experiences: <ul> <li>Control instruments, capture data and screenshot, and view result easily.</li> <li>Simplify and automate test sequences.</li> </ul> </li> </ul></li></ul>	
	Improved Teaching Process :	
	<ul> <li>Preload lab and instrument settings. Remote monitoring and remote teaching</li> </ul>	
F.		
		Mandatory Requirements:
		nerator and Vector signal analyzer should be interworking with each other
		y the VSG should be decoded by the VSA.
		r, other software offered should be from the same manufacturer.
	c. All interconnecting cables, adapters, suitable display should be quoted.	
	d. System warranty : 3 years	

# Specifications for Connected Car and Intelligent Transport System Lab Setup

#### 1. General Description

**Connected Car and Intelligent Transport System** lab setup should include Emergency Call and Vehicle location tracking (VLT) system test setup. It should be a Commercially Off the Shelf (COTS) test equipment setup with capability to emulate 2G (GSM, GPRS, EGPRS), 3G (WCDMA, HSPA+) and 4G (LTE FDD and TDD) base stations.

## 2. Credential required / Eligibility criteria:

1	Supplier must have established setup in India for local repair and calibration activity and documentary
	evidence is required to establish the same
2	Supplier to provide at least 1 installed base for such set up in India in automotive segment and at least 3
	setup for cellular simulator installed base in India.

## 3. List of Deliverables

S. No.	Item	Quantity
1	Wireless Communication Test Set for emulation of 2G, 3G and 4G networks	1
2	Test Automation software 1	
3	Test SIM Cards	10
4	RF Shield Box	1
5	RF Accessories supporting up to 3 GHz	
	RF cable (SMA male to SMA male)	4
	RF adapter (N male to SMA female)	4
	RF attenuator: 20 dB	1
	RF attenuator: 40 dB	1
	Antenna coupler	3
	RF signal combiner (2 to 1)	2
	u-Blox DUT for automotive with GPS and GSM capability	1
	3.5mm (male) to 3.5mm (male) cable	6
	N (m) to 3.5mm (f) adapter	6
6	Set up must be software upgradeable to support cellular technologies NB-IoT, Cat M1 and LTE-Advance with VoLTE.	
7	Set up must be software upgradeable to support signal fading for cellular signals to simulate real world mobility scenarios.	
8	Set up must be upgradeable to two cell configuration for handover test scenarios for cellular testing with GSM, WCDMA and LTE.	
9	Public Safety Answering Point (PSAP) emulator software should be provided to decode MSD data and respond to the IVS as per CEN/ETSI for eCall and should support a voice connection with the PSAP.	
10	Supplier shall provide necessary training for all the supplied products at least 2 times each	
	mutually agreed time schedule	•
11	Public Safety Answering Point (PSAP) emulator software should be provided to decode M	SD data and
	respond to the IVS.	

	Technical Specifications for Cellular Network Emulator/Wireless Communication Test Set	
S. No.	Parameter	Specification
1	Support for cellular technologies	GSM, GPRS, EGPRS, W-CDMA, HSPA+, LTE FDD and
		LTE TDD
2	No. of emulated cellular cells	Test set should be able to emulate one cellular cell.
		Vendor to quote for 2 cells as well.
3	MIMO Support	Test set should support 2x2 MIMO.
		It must be upgradeable to 8x4 MIMO.
4	Signal Analyzer Performance	
	Frequency Range	300 MHz to 3.7 GHz
	Frequency Setting Resolution	100 kHz
	CW Level Accuracy	$\leq \pm 1.1 \text{ dB at } -50 \text{ dBm to } 0 \text{ dBm}$
	Level Flatness	$\leq \pm 0.3$ dB typical over 100 MHz bandwidth
	Noise Floor	<-140 dBm/Hz nominal
	Maximum CW I/p level at RF connectors	≥+33 dBm
5	Vector Signal Generator Performance	
	Frequency Range	300 MHz to 3.7 GHz
	Frequency Setting Resolution	100 kHz
	CW output power range	-110 dBm to -10 dBm nominal
	CW output level accuracy	≤±1 dB

	Output Level Setting Resolution	≤0.1 dB
	Output flatness	$\leq \pm 0.3$ dB typical over 100 MHz bandwidth
	Harmonics at duplex port	>30 dB nominal
	Attenuation of 2 <sup>nd</sup> harmonic	
	Phase Noise	$\leq$ -90 dBc at 10 kHz offset nominal
	Maximum Reverse Power at duplex port	$\leq +33 \text{ dBm}$
6	CW Generator Specifications	
	No. of independent channels	2
	Support for AWGN	Built-in AWGN generator should be present in the
		instrument to test devices with desired S/N
7	LTE Measurement Specifications	
	(upgradeable)	
	Duplex Support	FDD and TDD
	Bandwidth	1.4, 3, 5, 10, 15, 20 MHz
8	WCDMA/HSPA+ Measurement	
	Specifications (upgradeable )	
	Supported Modulation Types	DL: QPSK, 16QAM, 64QAM
		UL: QPSK, 16QAM
0	Bands	1 to 14, 19 to 21, 25, 26
9	GSM/GPRS/EGPRS Measurement Specifications	
	Supported Modulation Types	GMSK and 8PSK
	Bands	GSM450, GSM480, GSM750, PGSM, EGSM, RGSM, TGSM810, GSM850, DCS, PCS
10	CPU	Built-in CPU with Windows 7 or higher
11	Display	15.4" color Active Matrix color, 1280X800 pixel resolution
11	Display	TFT-LCD flat panel with touch panel controls (Single Touch
10		Capacitive Touch Screen) or equivalent
12	Interfaces	USB ports: 2 each on rear panel and front panel 1 Gbps LAN port at rear panel and front panel
13	Test automation	Test automation software with following features should be
		provided.
		• Capability to create and configure test plans
		consisting of test steps
		• Should support simple flow operations such as If,
		While and Loop
		• Should provide development environment for new
		test case automation
14	Protocol Capture ( upgradeable )	Protocol information to be sent to a standalone logging application like Wireshark should be provided.
15	Capability for future software based	a. Frequency upgrade to 6 GHz
	upgradation in same hardware	b. Support for next generation eCall over IMS
	10	c. Support for end to end VoLTE call between two
		devices
		d. Support for fading for mobility scenario testing
16	Warranty	3 To 5 Years
		(Performance Guarantee for the above period + 3months @
		10% of the total cost)
17	Payment Terms	70% to 100 % advance (vendor will submit a Bank
	-	Guarantee for the said amount valid up to one month from
		the tentative date of installation)

## 2. Technical Specification for RF Shield Box:

S. No.	Parameter	Specification
1	Shielding effectiveness (dB)	> 70 dB, 100MHz-3000MHz
2	RF Ports	2xN-SMA
3	Interface port	1xUSB 2.0
4	DC Power input	1Pair of Banana Jack for DC power Adapter
5	Dimension	Inside220(W) x280(D) x 170(H) mm

## 3. Payment Terms and Performance Guarantee for all the items

Of Trayment Terms and Terrormance Oranantee for an the items		
Warranty	3 To 5 Years	
	(Performance Guarantee for the above period + 3months @ 10% of	
	the total cost)	
Payment Terms	70% to 100 % advance (vendor will submit a Bank Guarantee for	
	the said amount valid up to one month from the tentative date of	
	installation)	

# **NOTE:** Vendors are free to quote for equipment with specifications better than the above, however, the basic requirements as specified in this annexure should be met.